

Today's Date: 6/13/2000

DB Name	Query	Hit Count	Set Name
USPT	l26 with (select\$3 near2 length)	7	<u>L43</u>
USPT	126 with (different adj2 (size or mode))	14	<u>L42</u>
USPT	126 with 139	0	<u>L41</u>
USPT	126 adj4 139	0	<u>L40</u>
USPT	different near4 (130 or 128)	414	<u>L39</u>
USPT	136 and 12	0	<u>L38</u>
USPT	136 and 11	1	<u>L37</u>
USPT	126 adj5 (different adj1 format)	1	<u>L36</u>
USPT	126 adj5 133	7	<u>L35</u>
USPT	126 with 133	32	<u>L34</u>
USPT	variable adj2 (format or bit or length)	21730	<u>L33</u>
USPT	11 with 12 with 126	17	<u>L32</u>
USPT	126 with 130	8	<u>L31</u>

			_
USPT	datalength or (data adjl length)	4186	<u>L30</u>
USPT	126 with 128	29	<u>L29</u>
USPT	bitlength or (bit adj1 length)	8215	<u>L28</u>
USPT	126 with 116	10	<u>L27</u>
USPT	generat\$3 near1 clock	32713	<u>L26</u>
USPT	select\$ with l23 with l24	1	<u>L25</u>
USPT	122 with 12	152	<u>L24</u>
USPT	122 with 11	339	<u>L23</u>
USPT	clock near3 rate	20161	<u>L22</u>
USPT	clock with 116	31	<u>L21</u>
USPT	13 and 116	21	<u>L20</u>
USPT	l3 same l16	0	<u>L19</u>
USPT	13 with 116	0	<u>L18</u>
USPT	111 and 116	7	<u>L17</u>
USPT	113 or 114 or 115	1068	<u>L16</u>
USPT	switch\$3 with 11 with 12	199	<u>L15</u>
USPT	multiplex\$3 with 11 with 12	446	<u>L14</u>
USPT	select\$3 with 11 with 12	673	<u>L13</u>
USPT	111 and 18	1	<u>L12</u>
USPT	((341/10?)!.CCLS.)	1267	<u>L11</u>
USPT	((341/10?)!.CCLS.)	1267	<u>L10</u>
USPT	18 and 13	17	<u>L9</u>
USPT	mode with 11 with 12	576	<u>L8</u>
USPT	15 and 16	0	<u>L7</u>
USPT	11 with 13	10	<u>L6</u>
USPT	12 with 13	4	<u>L5</u>
USPT	11 with 12 with 13	0	<u>L4</u>
USPT	(mod or modul\$1) adj3 clock	1332	<u>L3</u>
USPT	((16 or sixteen) adj1 bit)	31013	<u>L2</u>
USPT	((8 or eight) adj1 bit)	57394	<u>L1</u>



# WEST

## Generate Collection

## Search Results - Record(s) 1 through 1 of 1 returned.

## 1. Document ID: US 5025414 A

L37: Entry 1 of 1

File: USPT

Jun 18, 1991

DOCUMENT-IDENTIFIER: US 5025414 A

TITLE: Serial bus interface capable of transferring data in different formats

### ABPL:

A serial bus interface includes a shift register for receiving and transmitting serial data, a first selector coupled to a serial input of the shift register selectively coupling the serial input of the shift register to either of two serial data lines, and a second selector coupled to a serial output of the shift register selectively coupling the serial output of the shift register to one of the two serial data lines. A clock generator, capable of generating a clock pulse in two different formats, is coupled to a clock line. The clock generator operates to output to the clock line a clock pulse in accordance with a format utilized by one of the serial data lines.

#### BSPR:

The above and other objects of the present invention are achieved in accordance with the present invention by a serial bus interface comprising a shift register receiving and transmitting serial data, a first selector coupled to a serial input of the shift register selectively coupling the input of the shift register to one of at least two serial data lines, a second selector coupled to a serial output of the shift register selectively coupling the output of the shift register to one of the serial data lines, and a clock generator coupled to a clock line and capable of generating a clock pulse in at least two different formats, the clock generator operating to output to the clock line a clock pulse in accordance with a format adopted in one of the serial data lines selected by a selector.

## DEPR:


Now, operation will be explained using a first example in which  $\frac{8-\text{bit}}{\text{monomorphism}}$  data is transferred from the microcomputer 10 to the slave IC 34 and using a second example in which the microcomputer 10 receives 9-bit data from the slave IC 36.

## DEPR:

In this condition, 8-bit parallel data to be transferred is written into the shift register 12 through the data buffer 38 from the internal bus 40. A transfer rate data is written into the clock selector 52 so that the selector 52 produces a clock signal of a designated pulse rate from the output of the clock oscillator 70. The clock control flag 48 is set to "1" as shown in FIG. 3. Further, a signal is supplied to a clear input CL of the counter 78 so as to clear the counter 78, and to the set input S of the flipflop 80 so that the Q output of the flipflop 80 is set to "1".

### DEPR:


As mentioned above, since the counter 78 has three bits, when the counter 78 counts eight clock pulses, the counter 78 generates a carry signal as the interrupt signal, as shown in FIG. 3. This interrupt signal is supplied to the reset input of the flipflop 80 so that the Q output of the flipflop 80 is brought into "0". As a result, the NAND gate 72 is closed, and, the output of the clock pulse is stopped. The interrupt signal is also supplied to the CPU 42. In response to this signal, the CPU 42 reads the content of the selection flag 44, and discriminates the destination of the data communication. In this case, since the selection flag 44 is set with "1" indicating the data line 18 through which serial data is transferred in an 8-bit format, the CPU 42 can start preparation



serial data is transferred in an 8-bit format, the CPU 42 can start preparation for another data transfer or reception, or can restart suspended data processing if data communication is not necessary.

#### DEPR:

When receiving <u>8-bit</u> data from the slave IC 34, since the selection flag 44 is set to "1", when the interrupt request signal is generated by the counter 78, the CPU judges from the content of the selection flag 44 that the destination of the data communication is the slave IC 34. In this case, the CPU 42 will not write "0" and "1" to the clock control flag 48.



Display Format: KWIC Change Format